



Kajigaya et al.

[45] Date of Patent: Jan. 9, 1990

[54] SEMICONDUCTOR MEMORY

[75] Inventors: Kazuhiko Kajigaya; Katsuyuki Sato, both of Otsu-machi, Japan

[73] Assignee: Hitachi, Ltd., Tokyo, Japan

[*] Notice: The portion of the term of this patent subsequent to Oct. 25, 2009 has been disclaimed.

[21] Appl. No.: 388,314

[22] Filed: Oct. 11, 1988

Related U.S. Application Data

[62] Division of Ser. No. 878,072, Jan. 24, 1984, Pat. No. 4,790,152.

[63] Foreign Application Priority Data

Jan. 14, 1983 JP Japan 60-187733

[51] Int. Cl. G11C 7/00

[52] U.S. Cl. 365/204; 365/205

[53] Field of Search 365/149, 103, 205, 208, 365/210

[56] References Cited

U.S. PATENT DOCUMENTS

4,112,508 9/1978 Itoh 365/201 X
4,568,529 1/1983 Furukawa 365/202

4,801,017 7/1984 Mochizuki et al. 365/203 X
4,760,855 10/1989 Kajigaya et al. 365/203

OTHER PUBLICATIONS


H. Kawamoto et al., "A 283 Kb CMOS Pseudo SRAM", 1984 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 276-277.

Primary Examiner—Joseph A. Popek
Attorney: Ageta & Purn—Antonelli, Terry & Wands

[57] ABSTRACT

A dynamic RAM is arranged such that a common data line in each of the non-selected ones of the divided memory arrays is connected to a pair of common source lines of a sense amplifier corresponding to the memory array concerned, whereby the potential of the common data line is set at a medium level which is substantially equal to the potential of the data lines by utilizing the medium potential of the pair of common source lines and a relatively large parasitic capacity thereof, thereby maintaining the data lines at the half-precharge level. The pair of common source lines are shorted to each other during the non-select period of the memory arrays, so that the common source lines have a medium level which is substantially equal to the half-precharge level of the data lines.

20 Claims, 3 Drawing Sheets



FAST - [1.wap-1]

File View Edit Tools Window Help

Search [OK] Browse Queue Clear

DB: USPAT:US:PGPU8:EPO:JPO:DERWENT:IBM:TOR

Default operator: OR

☐ Purge

☒ Highlight all hit terms initially

(((common adj data adj line) and (read same control and write same control)) and sense) and during adj read and only) and coupled same common adj data

HS term S&R form Image Text HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
1	<input type="checkbox"/>	<input type="checkbox"/>	US 20020048204 A1	20020425	49	Semiconductor integrated circuit device	365/200		
2	<input type="checkbox"/>	<input type="checkbox"/>	US 20010030889 A1	20011018	91	Nonvolatile semiconductor memory device	365/185.05	365/185.18; 365/185.29	
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6438036 B2	20020820	92	Nonvolatile semiconductor memory device	365/185.22	365/185.18	
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6407954 B2	20020618	17	Nonvolatile semiconductor memory device	365/201	365/189.05; 365/230.08	
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6404694 B2	20020611	43	Semiconductor memory device with address comparing	365/230.03	365/189.01	
6	<input type="checkbox"/>	<input type="checkbox"/>	US 6259629 B1	20010710	91	Nonvolatile semiconductor memory device	365/185.22	365/185.18	
7	<input type="checkbox"/>	<input type="checkbox"/>	US 6181600 B1	20010130	94	Nonvolatile semiconductor memory device	365/185.18	365/185.22; 365/185.24	
8	<input type="checkbox"/>	<input type="checkbox"/>	US 6157576 A	20001205	94	Nonvolatile semiconductor memory device	365/185.29	365/185.21; 365/185.22	
9	<input type="checkbox"/>	<input type="checkbox"/>	US 6134169 A	20001017	15	Semiconductor memory device	365/222	365/189.04	
10	<input type="checkbox"/>	<input type="checkbox"/>	US 6064606 A	20000516	48	Semiconductor integrated circuit device	365/200	365/63	
11	<input type="checkbox"/>	<input type="checkbox"/>	US 6016273 A	20000118	91	Nonvolatile semiconductor memory device	365/185.22	365/185.18	

HS Details HTML

Ready NUM

FAST [~1 wsp.1]

File View Edit Tools Window Help

Search:

DB: USPAT;US-PGRUB;EPO;JPO;DERWENT;IBM;TOS ☐ Plural

Default operator: OR ☒ Highlight all hit terms initially

(((common adj data adj line) and (read same control and write same control))
and sense) and during adj read and only) and coupled same common adj data

☒ BRS term ☒ B&R term ☒ Image ☒ Text ☒ HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
12	<input type="checkbox"/>	<input type="checkbox"/>	US 5991200 A	19991123	93	Nonvolatile semiconductor memory device	365/185.18	365/185.19; 365/185.22;	
13	<input type="checkbox"/>	<input type="checkbox"/>	US 5959894 A	19990928	90	Nonvolatile semiconductor memory device	365/185.29	365/185.18; 365/185.22	
14	<input type="checkbox"/>	<input type="checkbox"/>	US 5949715 A	19990907	91	Nonvolatile semiconductor memory device	365/185.22	365/185.18; 365/185.24	
15	<input type="checkbox"/>	<input type="checkbox"/>	US 5943278 A	19990824	10	SRAM with fast write capability	365/204	365/189.05; 365/189.11;	
16	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5917752 A	19990629	92	Nonvolatile semiconductor memory device	365/185.18	365/185.22; 365/185.24	
17	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5844842 A	19981201	93	Nonvolatile semiconductor memory device	365/185.24	365/185.29	
18	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5818785 A	19981006	17	Semiconductor memory device having a plurality of banks	365/230.03	365/189.05; 365/230.06	
19	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5781476 A	19980714	93	Nonvolatile semiconductor memory device	365/185.22	365/185.18; 365/185.19;	
20	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5777921 A	19980707	26	Non-volatile semiconductor memory device	365/145	365/222	
21	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5767544 A	19980616	47	Semiconductor integrated circuit device	257/318	365/200	
22	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5615151 A	19970325	21	Semiconductor integrated circuit operable and	365/185.18	365/185.03; 365/185.06;	

☒ Hits ☒ Details ☒ HTML

Ready NUM

United States Patent (19)
Goto et al.

U.S. Patent Number: 5,623,444
Date of Patent: Apr. 22, 1997

50 ELECTRICALLY-ERASABLE ROM WITH
PULSE-DRIVEN MEMORY CELL
TRANSMISSION

PERSON IDENT DOCUMENTS

ICMFLAS	6/1534	European, Pz. CH
IC-4832	231773	Japan
IC-38173	111317	Japan
2-156764	01292	Japan
4-52398	07553	Japan
5-22734	31553	Japan
6-12388	91263	Japan

ASSOCIATES

Elmer's Cigar, "Fire Operations Made By Fastest-Growing
Fast Manner Out", *Elmer's Cigar* Boston Letter, vol. 12,
no. 1, 1932.

2. Morgan, et al., "Triple Level Poly-Ethene B³ Beam With Single Transverse Pin B³", International Electron Device Meeting, pp. 402-406, Dec. 1970.

M. LARSEN, et al., "A Novel Approach to Cerebral Pre-
processing of Transient-Event Floating-Grid RECORDS",
IEEE Journal of Solid-State Circuits, Vol. 18, No. 2, Feb.
1983.

Priority Number—Joseph A. Papale
 Attorney: Agent, at Rome—Walter Bernard Goodrich &
 1914

ABSTRACT

The task of a sensory cell is understood to consist first in a selection of an *ENVIRONMENT*. The cell then is concerned to maintain this in the *disturbance* path of a stimulus transmitter. The significant significance of this cell task (as it is presented) is the principle of the main task line when the stimulus transmitter is successively turned on. This principle is the preselected cell task line which is dropped in the presence of a *disturbance* current component, equivalent disturbance. However, as the stimulus transmitter is successively turned on, the cell task line is rapidly adjusted. Thus the main task line is the cell task line, a drop in cell task line potential and to transmit.

17 Colera, 19 Drawing Board

FIG. 1 shows part of the arrangement of the EEPROM. An actual memory cell array includes many main/sub bit lines, word lines, selection gate lines, selection transistors, memory cell transistors, and the like. These memory cell transistors are arranged in the form of a matrix. Row and column decoder circuits (peripheral circuits) for specifying a predetermined memory cell in accordance with an external address input are connected to this memory cell matrix. A bit line precharge circuit and a sense amplifier for reading stored data from a specified memory cell transistor are connected to each of a

EAST Browser - L4: (10) sense adj am | US 5553028 | Tag: S | Doc: 16/18 | "Full" 3/8 (Total images 8)

File Edit View Tools Window Help

L4: (10) sense adj am | US 5553028 A | Tag: S | Doc: 16/18 | For

further comprises a shared p-sense amplifier, a shared n-sense amplifier, and a plurality of n-channel depletion transistors selectively coupling the plurality of pairs of digit lines to the shared p-sense amplifier and the n-sense amplifier.

EAST Advanced Find

Find what: write

Area: All Direction: Up Match word: Whole Look in: All

Find Next Cancel

Detailed Description Text - DETX (3):

In the most general sense, a memory circuit comprises memory cells which store data. Depending upon the type of memory, this data can be read, or read and written. That is, some memories are read-only while others allow data to be read, manipulated, and re-written. Because many types of memories store data as a charge on a capacitor, sense amplifiers are implemented to detect small charges and amplify the charge for further processing. FIG. 1 is a simplified block diagram of a memory array 100 having memory cells 101 connected to a sense amplifier 102. The sense amplifier can be used to sense a charge stored on the memory cells and write the charge back to the memory

U.S. Patent Sep. 2, 1996 Sheet 3 of 3 5,553,028

FIG. 4

FIG. 5

FIG. 4 is a circuit diagram of a memory array. It features a central vertical line labeled 'Vccp PUMP'. To the left of this line are two vertical columns of transistors. The top column has nodes labeled 140, 142, 144, and 146. The bottom column has nodes labeled 150 and 152. To the right of the central line are two more vertical columns of transistors. The top column has nodes labeled 160, 162, 164, and 166. The bottom column has nodes labeled 170 and 172. The transistors are connected in a way that allows for selective coupling of digit lines to the sense amplifier and the write pump.

FIG. 5 is a circuit diagram of a memory array, similar to FIG. 4. It features a central vertical line labeled 'Vccp PUMP'. To the left of this line are two vertical columns of transistors. The top column has nodes labeled 160, 162, 164, and 166. The bottom column has nodes labeled 170 and 172. To the right of the central line are two more vertical columns of transistors. The top column has nodes labeled 174, 176, 178, and 180. The bottom column has nodes labeled 182 and 184. The transistors are connected in a way that allows for selective coupling of digit lines to the sense amplifier and the write pump.

Details Text Image HTML KWC Full

Ready NUM



Kajigaya et al.

(45) Date of Patent: Oct. 25, 1988

[54] SEMICONDUCTOR MEMORY

[75] Inventors: Kazuhiko Kajigaya; Katsuyuki Sato, both of Kodaira, Japan

[73] Assignee: Hitachi, Ltd., Tokyo, Japan

[21] Appl. No.: 878,073

[22] Filed: Jan. 24, 1986

[30] Foreign Application Priority Data

Jan. 24, 1985 (JP) Japan 60-157793

[51] Int. Cl.⁴ G11C 7/00

[52] U.S. Cl. 365/203; 365/205

[58] Field of Search 365/149, 203, 205, 208, 365/210

[56] References Cited

U.S. PATENT DOCUMENTS

4,112,904 9/1978 Ishi 365/203 X

4,368,329 1/1985 Furukawa 365/203

4,601,017 7/1986 Mochizuki et al. 365/203 X

OTHER PUBLICATIONS

H. Kawamoto et al., "A 288 Kb CMOS Pseudo

SRAM", 1984 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 276-277.

Primary Examiner—Joseph A. Popak
Attorney, Agent or Firm—Antonelli, Terry & Wands

[57] ABSTRACT

A dynamic RAM is arranged such that a common data line in each of the non-selected ones of the divided memory arrays is connected to a pair of common source lines of a sense amplifier corresponding to the memory array concerned, whereby the potential of the common data line is set at a medium level which is substantially equal to the potential of the data lines by utilizing the medium potential of the pair of common source lines and a relatively large parasitic capacity thereof, thereby maintaining the data lines at the half-precharge level. The pair of common source lines are shorted to each other during the non-select period of the memory arrays, so that the common source lines have a medium level which is substantially equal to the half-precharge level of the data lines.

18 Claims, 3 Drawing Sheets

